Technologies: Icarus Verilog, Verilog, Windows
Published
jVerilog: a small Verilog IDE
A demonstration of a Windows interface around Icarus Verilog for a compact simulation workflow.
← Projects in the Library
Microelectronics & HDL · Archive
jVerilog: a small Windows Verilog IDE
A graphical wrapper around the Windows port of Icarus Verilog for a compact compilation and simulation workflow.
- Period
- 2011 demonstration
- Role
- Tool author
- State
- Archive
A compact HDL workflow
jVerilog provides a small user interface around Icarus Verilog on Windows. The demonstration shows a simple integrated workflow for working with Verilog rather than requiring each compilation and simulation step to be invoked separately.